<?xml version="1.0" encoding="UTF-8"?>
<!--Generated at Sat, 04 Jul 2026 07:46:58 +0200-->
<rss version="2.0">
 <channel>
  <title>[elecena] Sitara processor; Arm Cortex-A9; 10+ Ethernet protocols, encoder protocols - zmiany ceny</title>
  <description>The TI AMIC120 high-performance processors are based on the ARM Cortex-A9 core.
		

The processors are enhanced with a coprocessor for deterministic,
		 real-time processing including industrial communication protocols, such as EtherCAT, PROFIBUS,
		 EnDat, and others. The devices support high-level operating systems (HLOS).
		 Linux® is available free of charge
		 from TI. Other HLOSs are available from TIs Design Network and ecosystem partners.

These devices offer an upgrade to systems based on lower performance
		 ARM cores and provide updated peripherals, including memory options such as QSPI-NOR and
		 LPDDR2.

The processors contain the subsystems shown in the Functional Block Diagram, and a brief description of each
		 follows.

The programmable real-time unit subsystem and industrial communication
		 subsystem (PRU-ICSS) is separate from the ARM core and allows independent operation and clocking
		 for greater efficiency and flexibility. The PRU-ICSS enables additional peripheral interfaces and
		 real-time protocols such as EtherCAT, PROFINET, EtherNet/IP, PROFIBUS, Ethernet Powerlink, Sercos,
		 EnDat, and others. The PRU-ICSS enables EnDat and another industrial communication protocol in
		 parallel. Additionally, the programmable nature of the PRU-ICSS, along with their access to pins,
		 events and all system-on-chip (SoC) resources, provides flexibility in implementing fast real-time
		 responses, specialized data handling operations, custom peripheral interfaces, and in off-loading
		 tasks from the other processor cores of the SoC.

High-performance interconnects provide high-bandwidth data transfers for multiple
		 initiators to the internal and external memory controllers and to on-chip peripherals. The device
		 also offers a comprehensive clock-management scheme.

One on-chip analog to digital converter (ADC1) can combine with the
		 pulse width module to create a closed-loop motor control solution.

The RTC provides a clock reference on a separate power domain. The clock reference
		 enables a battery-backed clock reference.

Cryptographic acceleration is available in every AMIC120
		 device.</description>
 </channel>
</rss>
