<?xml version="1.0" encoding="UTF-8"?>
<!--Generated at Mon, 13 Apr 2026 19:25:41 +0200-->
<rss version="2.0">
 <channel>
  <title>[elecena] 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays - zmiany ceny</title>
  <description>The AD9985 is a complete 8-bit, 140 MSPS, monolithic analog
interface optimized for capturing RGB graphics signals from
personal computers and workstations. Its 140 MSPS encode rate
capability and full power analog bandwidth of 300 MHz
support resolutions up to SXGA (1280 × 1024 at 75 Hz).

The AD9985 includes a 140 MHz triple ADC with internal
1.25 V reference, a PLL, and programmable gain, offset, and
clamp control. The user provides only a 3.3 V power supply,
analog input, and Hsync and COAST signals. Three-state
CMOS outputs may be powered from 2.5 V to 3.3 V.

The AD9985’s on-chip PLL generates a pixel clock from the
Hsync input. Pixel clock output frequencies range from 12 MHz
to 140 MHz. PLL clock jitter is 500 ps p-p typical at 140 MSPS.
When the COAST signal is presented, the PLL maintains its
output frequency in the absence of Hsync. A sampling phase
adjustment is provided. Data, Hsync, and clock output phase
relationships are maintained. The AD9985 also offers full sync
processing for composite sync and sync-on-green applications.

A clamp signal is generated internally or may be provided by
the user through the CLAMP input pin. This interface is fully
programmable via a 2-wire serial interface.

Fabricated in an advanced CMOS process, the AD9985 is
provided in a space-saving 80-lead LQFP surface-mount
plastic package and is specified over the –40°C to +85°C
temperature range.

Applications

* RGB graphics processing

* LCD monitors and projectors

* Plasma display panels

* Scan converters

* Microdisplays

* Digital TV

* Automated clamping level adjustment
* 140 MSPS maximum conversion rate
* 300 MHz analog bandwidth
* 0.5 V to 1.0 V analog input range
* 500 ps p-p PLL clock jitter at 110 MSPS
* 3.3 V power supply</description>
 </channel>
</rss>
