The AD9253 is a quad, 14-bit, 80 MSPS/105 MSPS/125 MSPS analog-to-digital converter (ADC) with an on-chip sample-and-hold circuit designed for low cost, low power, small size, and ease of use. The product operates at a conversion rate of up to 125 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical. The ADC requires a single 1.8 V power supply and LVPECL-/ CMOS-/LVDS-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications. The ADC automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. A data clock output (DCO) for capturing data on the output and a frame clock output (FCO) for signaling a new output byte are provided. Individual-channel power-down is supported and typically consumes less than 2 mW when all channels are disabled. The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable output clock and data alignment and digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI). The AD9253 is available in a RoHS-compliant, 48-lead LFCSP. It is specified over the industrial temperature range of −40°C to +85°C. This product is protected by a U.S. patent. Product Highlights * Small Footprint. Four ADCs are contained in a small, spacesaving package. * Low power of 110 mW/channel at 125 MSPS with scalable power options. * Pin compatible to the AD9633 12-bit quad ADC. * Ease of Use. A data clock output (DCO) operates at frequencies of up to 500 MHz and supports double data rate (DDR) operation. * User Flexibility. The SPI control offers a wide range of flexible features to meet specific system requirements Applications * Medical ultrasound * High speed imaging * Quadrature and diversity radio receivers * Test equipment * 1.8 V supply operation * Low power: 110 mW per channel at 125 MSPS with scalable power options * SNR = 74 dB (to Nyquist); SFDR = 90 dBc (to Nyquist) * DNL = ±0.75 LSB (typical); INL = ±2.0 LSB (typical) * Serial LVDS (ANSI-644, default) and low power, reduced signal option (similar to IEEE 1596.3) * 650 MHz full power analog bandwidth * 2 V p-p input voltage range https://elecena.pl/product/17778741/quad-14-bit-80-msps-105-msps-125-msps-serial-lvds-1-8-v-analog-to-digital-converter 2021-04-19 https://elecena.pl/product/17778741/quad-14-bit-80-msps-105-msps-125-msps-serial-lvds-1-8-v-analog-to-digital-converter 2025-01-18