<?xml version="1.0" encoding="UTF-8"?>
<!--Generated at Fri, 17 Apr 2026 20:23:08 +0200-->
<rss version="2.0">
 <channel>
  <title>[elecena] T1/E1/J1 Single-Chip Transceiver - zmiany ceny</title>
  <description>The DS2155 is a software-selectable T1, E1, or J1
single-chip transceiver (SCT) for short-haul and
long-haul applications. The DS2155 is composed of a
line interface unit (LIU), framer, HDLC controllers,
and a TDM backplane interface, and is controlled by
an 8-bit parallel port configured for Intel or Motorola
bus operations. The DS2155 is pin and software
compatible with the DS2156.

The LIU is composed of transmit and receive
interfaces and a jitter attenuator. The transmit
interface is responsible for generating the necessary
waveshapes for driving the network and providing
the correct source impedance depending on the type
of media used. T1 waveform generation includes
DSX-1 line buildouts as well as CSU line buildouts
of -7.5dB, -15dB, and -22.5dB. E1 waveform
generation includes G.703 waveshapes for both 75Ω
coax and 120Ω twisted cables. The receive interface
provides network termination and recovers clock and
data from the network.

Applications

* Add/Drop Multiplexers
* Routers/Switches
* T1/E1/J1 Line Cards

* Complete T1/DS1/ISDN-PRI/J1 Transceiver Functionality

* Complete E1 (CEPT) PCM-30/ISDN-PRI Transceiver Functionality

* Long-Haul and Short-Haul Line Interface for Clock/Data Recovery and Waveshaping

* CMI Coder/Decoder for Optical I/F

* Crystal-Less Jitter Attenuator

* Fully Independent Transmit and Receive Functionality

* Dual HDLC Controllers

* Programmable BERT Generator and Detector

* Internal Software-Selectable Receive and Transmit-Side Termination Resistors for 75Ω/100Ω/120Ω T1 and E1 Interfaces

* Dual Two-Frame Elastic-Store Slip Buffers that Connect to Asynchronous Backplanes Up to 16.384MHz

* 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz Clock Output Synthesized to Recovered Network Clock</description>
 </channel>
</rss>
