<?xml version="1.0" encoding="UTF-8"?>
<!--Generated at Sun, 19 Apr 2026 16:32:41 +0200-->
<rss version="2.0">
 <channel>
  <title>[elecena] Ultra-Low-Power, High-Dynamic-Performance, 22Msps Analog Front End - zmiany ceny</title>
  <description>The MAX5864 ultra-low-power, highly integrated analog front end is ideal for portable communication equipment such as handsets, PDAs, WLAN, and 3G wireless terminals. The MAX5864 integrates dual 8-bit receive ADCs and dual 10-bit transmit DACs while providing the highest dynamic performance at ultra-low power. The ADCs' analog I-Q input amplifiers are fully differential and accept 1VP-P full-scale signals. Typical I-Q channel phase matching is ±0.1° and amplitude matching is ±0.03dB. The ADCs feature 48.5dB SINAD and 69dBc spurious-free dynamic range (SFDR) at fIN = 5.5MHz and fCLK = 22Msps. The DACs' analog I-Q outputs are fully differential with ±400mV full-scale output, and 1.4V common-mode level. Typical I-Q channel phase match is ±0.15° and amplitude match is ±0.05dB. The DACs also feature dual 10-bit resolution with 71.7dBc SFDR, and 57dB SNR at fOUT = 2.2MHz and fCLK = 22MHz.

The ADCs and DACs operate simultaneously or independently for frequency-division duplex (FDD) and time-division duplex (TDD) modes. A 3-wire serial interface controls power-down and transceiver modes of operation. The typical operating power is 42mW at fCLK = 22Msps with the ADCs and DACs operating simultaneously in transceiver mode. The MAX5864 features an internal 1.024V voltage reference that is stable over the entire operating power-supply range and temperature range. The MAX5864 operates on a +2.7V to +3.3V analog power supply and a +1.8V to +3.3V digital I/O power supply for logic compatibility. The quiescent current is 5.6mA in idle mode and 1µA in shutdown mode. The MAX5864 is specified for the extended (-40°C to +85°C) temperature range and is available in a 48-pin thin QFN package.

Applications

* 3G Wireless Terminals

* Fixed/Mobile Broadband Wireless Modems

* Narrowband/Wideband CDMA Handsets

* PDAs

* 	Integrated Dual 8-Bit ADCs and Dual 10-Bit DACs

* 	Ultra-Low Power

* 	42mW at fCLK = 22MHz (Transceiver Mode)

* 	34mW at fCLK = 15.36MHz (Transceiver Mode)

* 	Low-Current Idle and Shutdown Modes

* 	Excellent Dynamic Performance

* 		48.5dB SINAD at fIN = 5.5MHz (ADC)

* 		71.7dB SFDR at fOUT = 2.2MHz (DAC)

* 	Excellent Gain/Phase Match

* 		±0.1° Phase, ±0.03dB Gain at fIN = 5.5MHz (ADC)

* 	Internal/External Reference Option

* 	+1.8V to +3.3V Digital Output Level (TTL/CMOS Compatible)

* 	Multiplexed Parallel Digital Input/Output for ADCs/DACs

* 	Miniature 48-Pin Thin QFN Package (7mm x 7mm)

* 	Evaluation Kit Available</description>
  <item>
   <title>Ultra-Low-Power, High-Dynamic-Performance, 22Msps Analog Front End - 8.14 USD</title>
   <link>https://elecena.pl/product/22330165/ultra-low-power-high-dynamic-performance-22msps-analog-front-end</link>
   <pubDate>2022-12-28</pubDate>
  </item>
  <item>
   <title>Ultra-Low-Power, High-Dynamic-Performance, 22Msps Analog Front End - 0.00 USD</title>
   <link>https://elecena.pl/product/22330165/ultra-low-power-high-dynamic-performance-22msps-analog-front-end</link>
   <pubDate>2025-01-18</pubDate>
  </item>
 </channel>
</rss>
