<?xml version="1.0" encoding="UTF-8"?>
<!--Generated at Wed, 29 Apr 2026 15:03:03 +0200-->
<rss version="2.0">
 <channel>
  <title>[elecena] STM32F412RET6 Cortex-M4 microcontroller,1024/256KB,LQFP-64 - zmiany ceny</title>
  <description>STM32 Dynamic Efficiency MCU with BAM, High-performance and DSP with FPU, Arm Cortex-M4 MCU with 512 Kbytes of Flash memory, 100 MHz CPU, Art Accelerator, DFSDM

STM32F412xE/G devices are based on the high-performance Arm® Cortex® -M4 32-bit RISC core operating at a frequency of up to 100 MHz. Their Cortex®-M4 core features a Floating point unit (FPU) single precision which supports all Arm single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

STM32F412xE/G devices belong to the STM32 Dynamic Efficiency™ product line (with products combining power efficiency, performance and integration) while adding a new innovative feature called Batch Acquisition Mode (BAM) allowing even more power consumption saving during data batching.

STM32F412xE/G devices incorporate high-speed embedded memories (up to 1 Mbyte of flash memory, 256 Kbytes of SRAM), and an extensive range of enhanced I/Os and peripherals connected to two APB buses, three AHB buses and a 32-bit multi-AHB bus matrix.

All devices offer one 12-bit ADC, a low-power RTC, twelve general-purpose 16-bit timers, two PWM timers for motor control and two general-purpose 32-bit timers.</description>
  <item>
   <title>STM32F412RET6 Cortex-M4 microcontroller,1024/256KB,LQFP-64 - 9.82 EUR</title>
   <link>https://elecena.pl/product/25746079/stm32f412ret6-cortex-m4-microcontroller-1024-256kb-lqfp-64</link>
   <pubDate>2024-04-24</pubDate>
  </item>
  <item>
   <title>STM32F412RET6 Cortex-M4 microcontroller,1024/256KB,LQFP-64 - 6.87 EUR</title>
   <link>https://elecena.pl/product/25746079/stm32f412ret6-cortex-m4-microcontroller-1024-256kb-lqfp-64</link>
   <pubDate>2026-02-12</pubDate>
  </item>
 </channel>
</rss>
