<?xml version="1.0" encoding="UTF-8"?>
<!--Generated at Fri, 17 Apr 2026 19:44:39 +0200-->
<rss version="2.0">
 <channel>
  <title>[elecena] Buffered, 8-Channel Simultaneous Sampling, 16-Bit 1 MSPS DAS - zmiany ceny</title>
  <description>The AD4857 is a fully buffered, 8-channel simultaneous sampling,
16-bit, 1 MSPS data acquisition system (DAS) with differential, wide
common-mode range inputs. Its functional architecture is shown
in Figure 1. Operating from a 5 V low voltage supply, flexible
input buffer supplies, and using the precision low drift internal
reference and reference buffer, the AD4857 allows the SoftSpan
range of each channel to be independently configured to match the
native application signal swing, minimizing additional external signal
conditioning. To further maximize single-conversion dynamic range,
the AD4857 incorporates seamless high dynamic range (SHDR)
technology. When enabled, the input signal path gain of the channel
is automatically optimized on a sample-by-sample basis, minimizing
converter noise on each sample without impacting linearity.

The 11 MHz bandwidth, picoamp input analog buffers, wide input
common-mode range, and 120 dB common-mode rejection ratio
(CMRR) of the AD4857 allow the DAS to directly digitize input
signals with arbitrary swings on INx+ and INx−. Its input signal
flexibility, combined with ±160 μV integral nonlinearity (INL), no
missing codes at 16 bits, 94.6 dB signal to noise ratio (SNR), and
98.1 dB dynamic range, make the AD4857 an ideal choice for
applications requiring high accuracy, throughput, and precision in a
compact solution footprint. Enabling 16-bit oversampling offers further
SNR and dynamic range improvements. Optional per channel
offset, gain, and phase adjustment provide the ability to calibrate
and remove system-level errors upstream to the DAS.

The AD4857 features a serial peripheral interface (SPI) register
configuration bus (0.9 V to 5.25 V) and supports both low voltage
differential signaling buses (LVDS) and complementary metal-oxide
semiconductor (CMOS) conversion data output buses, selectable
using the LVDS/CMOS pin. Between one and eight lines of data
output can be employed in CMOS mode, allowing the user to
optimize bus width and throughput.

The 7.00 mm × 7.00 mm, 64-ball, ball grid array (BGA) of the
AD4857 includes all critical power supply and reference bypass capacitors,
minimizing full solution footprint and component count and
reducing sensitivity to application printed circuit board (PCB) layout.
The device operates over an extended industrial temperature range
of −40°C to +125°C.

Note that throughout this data sheet, multifunction pins such as
LVDS/CMOS are referred to either by the entire pin name or by
a single function of the pin. For example, LVDS when only that
function is relevant.

* Automatic test equipment

* Avionics and aerospace

* Instrumentation and control systems

* Semiconductor manufacturing

* Test and measurement

* Complete 16-bit data acquisition system

* Simultaneous sampling of 8 internally buffered channels

* 1 MSPS per channel throughput

* Differential, wide common-mode range inputs

* ±75 pA typical input leakage at 25°C

* Full-scale input step settling time &amp;lt; 300 ns

* Integrated reference and reference buffer (4.096 V)

* Integrated supply decoupling capacitors

* 45 mW per channel at 1 MSPS, power scales with throughput

* Minimal external signal conditioning

* Seamless high dynamic range

* Per sample, per channel automatic gain ranging

* Maintains ppm-level INL

* Per channel SoftSpan input ranges, bipolar or unipolar

* ±40 V, ±25 V, ±20 V, ±12.5 V, ±10 V, ±6.25 V, ±5 V, ±2.5 V

* 0 V to 40 V, 25 V, 20 V, 12.5 V, 10 V, 6.25 V, 5 V, 2.5 V</description>
 </channel>
</rss>
