The M106x Voltage Controlled SAW Oscillator (VCSO) based clock PLLs are designed for Forward Error Correction (FEC) clock ratio translation in 10Gb optical systems such as OC-192 or 10GbE. They support FEC clock multiplication ratios, both forward (mapping) and inverse (de-mapping). Multiplication ratios are pin-selected from pre-programming look-up tables.