<?xml version="1.0" encoding="UTF-8"?>
<!--Generated at Thu, 23 Apr 2026 18:06:03 +0200-->
<rss version="2.0">
 <channel>
  <title>[elecena] 1.2V to 3.3V clock buffer and level translator - zmiany ceny</title>
  <description>The CDCBT1001 is a 1.2V to 3.3V clock buffer and level translator. The VDDIN pin supply voltage defines the input LVCMOS clock level. The VDDOUT pin supply voltage defines the output LVCMOS clock level. VDDIN = 1.2V, 1.8V, 2.5V, or 3.3V ± 10%. VDDOUT = 1.2V, 1.8V, 2.5V, or 3.3V ± 10%.

The 12kHz to 5MHz additive RMS jitter at 24MHz is less than 0.8ps.</description>
 </channel>
</rss>
