<?xml version="1.0" encoding="UTF-8"?>
<!--Generated at Tue, 21 Apr 2026 03:58:53 +0200-->
<rss version="2.0">
 <channel>
  <title>[elecena] DDR3 Register + PLL - zmiany ceny</title>
  <description>This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.25V, 1.35V and 1.5V VDD operation</description>
 </channel>
</rss>
