The 87931I-147 is a low voltage, low skew LVCMOS/LVTTL Clock Multiplier/Zero Delay Buffer. With output frequencies up to 240MHz, the 87931I is targeted for high performance clock applications. Along with a fully integrated PLL, the 87931I-147 contains frequency configurable outputs and an external feedback input for regenerating clocks with "zero delay". Selectable clock inputs, CLK1 and differential CLK0, nCLK0 support redundant clock applications. The CLKSEL input determines which reference clock is used. The output divider values of Bank A, B and C are controlled by the DIVSELA, DIVSELB and DIVSELC, respectively. For test and system debug purposes, the PLLSEL input allows the PLL to be bypassed. When LOW, the nMR input resets the internal dividers and forces the outputs to the high impedance state. The effective fanout of the 87931I-147 can be increased to 12 by utilizing the ability of each output to drive two series terminated transmission lines.