<?xml version="1.0" encoding="UTF-8"?>
<!--Generated at Mon, 26 Oct 2026 03:17:38 +0100-->
<rss version="2.0">
 <channel>
  <title>[elecena] MIPI D-PHY Receiver for CSI-2 IP (TSMC 22nm ULP) - zmiany ceny</title>
  <description>Renesas' MIPI® D-PHY™ Receiver IP is a 4 or 2 data lanes receiver hard macro for CSI-2® fabricated using TSMC's 22nm ULP (Ultra-Low Power) process.</description>
 </channel>
</rss>
