<?xml version="1.0" encoding="UTF-8"?>
<!--Generated at Sat, 04 Jul 2026 17:14:38 +0200-->
<rss version="2.0">
 <channel>
  <title>[elecena] IO-Link PHY for device nodes - zmiany ceny</title>
  <description>The SN65HVD101 and ‘HVD102 IO-Link PHYs implement the IO-Link interface for industrial
		point-to-point communication. When the device is connected to an IO-Link master through a 3-wire
		interface, the master can initiate communication and exchange data with the remote node while the
		SN65HVD10X acts as a complete physical layer for the communication.

The IO-Link driver output (CQ) can be used in push-pull, high-side, or low-side
		configurations using the EN and TX input pins. The PHY receiver converts the 24-V IO-Link signal on
		the CQ pin to standard logic levels on the RX pin. A simple parallel interface is used to receive
		and transmit data and status information between the PHY and the local controller.

The SN65HVD101 and HVD102 implement protection features for
		overcurrent, overvoltage and overtemperature conditions. The IO-Link driver current limit can be
		set using an external resistor. If a short-circuit current fault occurs, the driver outputs are
		internally limited, and the PHY generates an error signal (SC). These devices also implement an
		overtemperature shutdown feature that protects the device from high-temperature faults.

The SN65HVD102 operates from a single external 3.3-V or 5-V local supply. The SN65HVD101
		integrates a linear regulator that generates either 3.3 V or 5 V from the IO-Link L+ voltage for
		supplying power to the PHY as well as a local controller and additional circuits.

The SN65HVD101 and HVD102 are available in the 20-pin RGB package (4 mm × 3,5 mm QFN)
		for space-constrained applications.</description>
 </channel>
</rss>
