<?xml version="1.0" encoding="UTF-8"?>
<!--Generated at Mon, 31 Aug 2026 11:35:01 +0200-->
<rss version="2.0">
 <channel>
  <title>[elecena] 8-bit shift register with 350mA/ch - zmiany ceny</title>
  <description>The TPIC6A595 is a monolithic,

high-voltage, high-current power logic 8-bit shift register designed for use in

systems that require relatively high load power. The device contains a built-in

voltage clamp on the outputs for inductive transient protection. Power driver

applications include relays, solenoids, and other medium-current or high-voltage

loads. Each open-drain DMOS transistor features an independent chopping

current-limiting circuit to prevent damage in the case of a short circuit.

This device contains an 8-bit

serial-in, parallel-out shift register that feeds an 8-bit, D-type storage register.

Data transfers through both the shift and storage registers on the rising edge of

the shift-register clock (SRCK) and the register clock (RCK), respectively. The

storage register transfers data to the output buffer when shift-register clear

(SRCLR) is high. Write data and read data are valid only

when RCK is low. When SRCLR is low, the input shift register is

cleared. When output enable (G) is held high, all data in the

output buffers is held low and all drain outputs are off. When

G is held low, data from the storage register is

transparent to the output buffers. The serial output (SER OUT) allows for cascading

of the data from the shift register to additional devices.

Outputs are low-side, open-drain DMOS

transistors with output ratings of 50V and a 350mA continuous sink-current

capability. When data in the output buffers is low, the DMOS-transistor outputs are

off. When data is high, the DMOS-transistor outputs have sink current

capability.

Separate power ground (PGND) and logic

ground (LGND) terminals are provided to facilitate maximum system flexibility. All

PGND terminals are internally connected, and each PGND terminal must be externally

connected to power system ground in order to minimize parasitic impedence. A

single-point connection between LGND and PGND must be made externally in a manner

that reduces crosstalk between the logic and load circuits.

The TPIC6A595 is offered in a

thermally-enhanced due-in-line (NE) package and a wide-body surface-mount (DW)

package. The TPIC6A595 is characterized for operating over the operating case

termperau range of -40 to 125°C.</description>
 </channel>
</rss>
