LVCMOS Clock Generator

The 870919I is an LVCMOS clock generator that uses an internal phase lock loop (PLL) for frequency multiplication and to lock the low-skew outputs to the selected reference clock. The device offers eight outputs. The PLL loop filter is completely internal and does not require external components. Several output configurations of the PLL feedback and a divide-by-2 (controlled by FREQSEL) allow applications to optimize frequency generation over a wide range of input reference frequencies. The PLL can also be disabled by the PLLEN control signal to allow for low frequency or DC testing. The LOCK output asserts to indicate when phase-lock has been achieved. The 870919I device is a member of the HiperClocks family of high performance clock solutions from IDT.