CY7C1021DV33-10VXI High-speed SRAM, 1 Mb (64 K x 16), 3.3 V, 10ns, SOJ-44

High-Speed CMOS Static RAM 3,3V 64kx16 10ns SOJ-44 Functional Description The CY7C1021DV33 is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected. Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is written into the location specified on the address pins (A0 through A15). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O8 through I/O15) is written into the location specified on the address pins (A0 through A15). Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O0 to I/O7. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O8 to I/O15. See the truth table at the end of this data sheet for a complete description of Read and Write modes. The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a Write operation (CE LOW, and WE LOW). The CY7C1021DV33 is available in Pb-free 44-pin 400-Mil wide Molded SOJ, 44-pin TSOP II and 48-ball VFBGA packages.

Features - Temperature ranges - Industrial: -40 °C to 85 °C - Automotive-A: -40 °C to 85 °C - Pin-and function-compatible with CY7C1021CV33 - High speed: taa = 10 ns - Low active power: Icc = 60 mA @ 10 ns - Low CMOS standby power: Isb2 = 3 mA - 2.0 V data retention - Automatic power-down when deselected - CMOS for optimum speed/power - Independent control of upper and lower bits - Available in Pb-free 44-pin 400-Mil wide molded SOJ, 44-pin TSOP II and 48-ball VFBGA packages